UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/605,502	10/03/2003	Yi-Tsung Cheng	HTCP0013USA	2501
27765 7590 03/23/2007 NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION P.O. BOX 506			EXAMINER	
			BECK, ALEXANDER S	
MERRIFIELD, VA 22116		ART UNIT	PAPER NUMBER	
			2629	
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	NOTIFICATION DATE	DELIVERY MODE	
3 MO	NTHS	03/23/2007	ELECTRONIC	

# Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Notice of this Office communication was sent electronically on the above-indicated "Notification Date" and has a shortened statutory period for reply of 3 MONTHS from 03/23/2007.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

winstonhsu.uspto@gmail.com Patent.admin.uspto.Rcv@naipo.com mis.ap.uspto@naipo.com.tw

	Application No.	Applicant(s)			
	10/605,502	CHENG, YI-TSUNG			
Office Action Summary	Examiner	Art Unit			
	Alexander S. Beck	2629			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period v  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
<ol> <li>Responsive to communication(s) filed on <u>09 January 2007</u>.</li> <li>This action is FINAL. 2b) ☐ This action is non-final.</li> <li>Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213.</li> </ol>					
Disposition of Claims					
4)  Claim(s) 1-17 is/are pending in the application.  4a) Of the above claim(s) is/are withdraw  5)  Claim(s) is/are allowed.  6)  Claim(s) 1-17 is/are rejected.  7)  Claim(s) is/are objected to:  8)  Claim(s) are subject to restriction and/or  Application Papers  9)  The specification is objected to by the Examine  10)  The drawing(s) filed on 03 October 2003 is/are:  Applicant may not request that any objection to the	wn from consideration. r election requirement. er. a)⊠ accepted or b)⊡ objected	•			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119		,			
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 20061110.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate			

Application/Control Number: 10/605,502 Page 2

Art Unit: 2629

#### **DETAILED ACTION**

#### Response to Amendment

1. Acknowledgment is made of the Amendment – After Non-Final Rejection filed by the Applicant on 01/09/2007, in which: claim 1 is amended; new claims 16 and 17 are added; and the rejections of the claims are traversed. Claims 1-17 are currently pending in U.S. Application Serial No. 10/605,502, and an Office Action on the merits follows.

### Response to Arguments

2. Applicant's arguments with respect to claims 1-15 have been considered but are moot in view of the new grounds of rejection.

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1,7,16 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakazawa et al. (English Translation of JP Patent No. 62-251917, hereinafter "Nakazawa") in view of Schnizlein (U.S. Patent No. 4,414,538, hereinafter "Schnizlein").

As to claim 1, Nakazawa teaches/suggests a keyboard comprising: a key module 10 comprising at least one key cell with an output end being selectively connected to one of a first voltage and a second voltage (Nakazawa at pp. 5-6,8); a detect circuit 20 electrically connected to the output end of the key cell for generating a control signal whenever the output end of the key cell becomes connected to the other of the second voltage and the first voltage (Nakazawa at pp. 5-6,8); and a processor 21 electrically connected to the detect circuit (Nakazawa at pp. 6-8).

Nakazawa does not disclose expressly a parallel-to-serial register electrically connected to the output end of the key module; and the processor electrically connected to the parallel-to-serial register and the detect circuit controlling the parallel-to-serial register according to the control signal.

However, the use of a parallel-to-serial register in keyboard applications is old and well known in the art for converting parallel output data into serial output data for transmission to additional processing equipment. For example, Schnizlein, analogous in art with Nakazawa, teaches/suggests a keyboard comprising a parallel-to-serial register 64 electrically connected to the output end of a key module, wherein the parallel-to-serial register is operative in response to a signal representative of a depressed key cell (Schnizlein at col. 4 ln. 2-19).

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the teachings of Nakazawa such that the keyboard comprised a parallel-to-serial register, wherein the parallel-to-serial register is operative in response to a signal representative of a depressed key cell, as taught/suggested by Schnizlein. As such, the modified embodiment comprising the processor of Nakazawa electrically connected to the parallel-to-serial register, and the detect circuit of Nakazawa controlling the parallel-to-serial

register according to the control signal, wherein the control signal is generated whenever the output end of the key cell becomes connected to the other of the second voltage and the first voltage.

The suggestion/motivation for doing so would have been because converting the parallel output data into serial output data prior to transmission to additional processing equipment would enable serial data transmission across serial links. As one of ordinary skill in the art would appreciate, serial links between devices can be clocked faster than parallel links, therefore achieving higher data rates.

As to claim 7, most of the claimed limitations have already been discussed and met by Nakazawa and Schnizlein, as detailed in the above paragraphs with respect to claim 1, with the exception of "detecting a transient voltage at the moment when the key cell is pressed or released and then generating a control signal".

However, Nakazawa teaches/suggests the detect circuit 20 detecting a transient voltage at the moment when the key cell is pressed or released, resulting in a potential decrease from +5 V to 0 V, and then generating a control signal (Nakazawa at pp. 5-6,8).

As to claim 16, all of the claimed limitations have already been discussed and met by Nakazawa and Schnizlein, as detailed in the above paragraphs with respect to claim 1.

For example, Nakazawa as modified by Schnizlein teaches/suggests a parallel-to-serial register for inputting data from the output end when the key cell is pressed or released (Schnizlein at col. 4 ln. 2-19); and a processor for controlling the parallel-to-serial register and

Art Unit: 2629

reading the input data therein only upon reception of the control signal (Nakazawa at pp. 6-8) (Schnizlein at col. 4 ln. 2-19).

As to claim 17, all of the claimed limitations have already been discussed and met by Nakazawa and Schnizlein, as detailed in the above paragraphs with respect to claims 1 and 7.

5. Claims 2,3 and 8-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakazawa et al. (English Translation of JP Patent No. 62-251917) and Schnizlein (U.S. Patent No. 4,414,538) as applied to claims 1,7,16 and 17 above, and further in view of Hackmeister (U.S. Patent No. 4,027,306, hereinafter "Hackmeister").

As to Claims 2,3,8 and 10, note the above discussion of Nakazawa and Schnizlein.

Neither Nakazawa nor Schnizlein disclose expressly wherein the detect circuit comprises at least one capacitor corresponding to and electrically connected to the at least one key cell within the key module and an amplifying circuit electrically connected to the capacitor for amplifying the voltage in the capacitor.

However, the use of a capacitive element for storing a voltage and an amplifier to amplify the voltage is old and well known in the art during the pre-processing steps of an electronic device for an improvement in processing. Hackmeister, analogous in art with Nakazawa and Schnizlein, teaches/suggests a touch-responsive circuit and data input terminal comprising: a key module 11 comprising at least one key cell 13' and a defect circuit 12 comprising at least one

Art Unit: 2629

capacitor 26 corresponding to each key cell within the key module and an amplifying circuit 28 for amplifying the voltage in the capacitor (Hackmeister at col. 3, ln. 64 – col. 4, ln. 21).

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to further modify the teachings of Nakazawa and Schnizlein such that the detect circuit comprised at least one capacitor corresponding to each key cell within the key module and an amplifying circuit for amplifying the voltage in the capacitor, as taught/suggested by Hackmeister.

The suggestion/motivation for doing so would have been to conduct a voltage indicative of a depression of the key cell followed by the sufficient amplification of the conducted voltage by an amplifier to a level applicable for use during processing (Hackmeister at col. 4, ln. 9-21).

As to claim 9, Nakazawa as modified by Hackmeister teaches/suggests wherein the detect circuit further comprises a comparator electrically connected to the capacitor for generating the control signal by comparing the transient voltage with a reference voltage, wherein this limitation is inherently suggested in the comparison of a depressed voltage, represented by 0 V, with a non-depressed voltage, represented by +5 V, prior to the generation of signal h to identify the depression of a key (Nakazawa at pp. 5-6,8).

6. Claims 4-6 and 11-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakazawa et al. (English Translation of JP Patent No. 62-251917), Schnizlein (U.S. Patent No. 4,414,538) and Hackmeister (U.S. Patent No. 4,027,306) as applied to claims 1-3,7-10,16 and 17 above, and further in view of Johnson (U.S. Patent No. 6,265,993 B1, hereinafter "Johnson").

As to claims 4,5,11 and 12, note the above discussion of Nakazawa, Schnizlein and Hackmeister. Nakazawa as modified by Schnizlein and Hackmeister teaches/suggests the comparator electrically connected to the amplifying circuit, for comparing whether the voltage of the output end of the amplifying circuit is in a predetermined range and generating the control signal accordingly (Nakazawa at pp. 5-6,8).

Neither Nakazawa, Schnizlein nor Hackmeister disclose expressly a positive comparator and a negative comparator for generating the control signal when the voltage output from the output end of the amplifying circuit exceeds a positive reference voltage, and a negative comparator for generating the control signal when the voltage output from the output end of the amplifying circuit is lower than a negative reference voltage.

Johnson, analogous in art with the applied references, teaches/suggests a keyboard comprising a pair of detection means 72/74 for allowing the keyboard to separately identify positive and negative key group input signals and thereby distinguish key presses from key releases (Johnson at col. 7, ln. 56-65).

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to further modify the teachings of Nakazawa, Schnizlein and Hackmeister such that the detect circuit comprised additional means for separately identifying positive and negative key group input signals, as taught/suggested by Johnson.

The suggestion/motivation for doing so would have been to advantageously identify positive and negative group input signals and thereby distinguish key presses from key releases (Johnson at col. 7, ln. 56-65).

As to claims 6 and 14, note the above discussion of Nakazawa, Schnizlein and Hackmeister.

Neither Nakazawa, Schnizlein nor Hackmeister disclose expressly wherein the detect circuit comprises an OR gate for performing the step of determining whether a control signal is to be output.

However, the examiner takes Official Notice that the use of an OR gate to perform a simple Boolean expression such as determining whether any of a plurality of inputs are high (e.g., determining which keys are within a predetermined range so as to output a control signal) is old and well known in the art.

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to further modify the teachings of Nakazawa, Schnizlein and Hackmeister such that the step of determining whether a control signal is to be output was performed by an OR gate.

The suggestion/motivation for doing so would have been because OR gates are very common in the art, readily available, and cheap to manufacture.

As to claims 13 and 15, Nakazawa as modified by Schnizlein, Hackmeister and Johnson teaches/suggests the detect circuit having an amplifier electrically connecting the capacitor and the set of comparators for amplifying the transient voltage (Hackmeister at col. 3, ln. 63 – col. 4, ln. 21).

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander S. Beck whose telephone number is (571) 272-7765. The examiner can normally be reached on M-F, 8AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sumati Lefkowitz can be reached on (571) 272-3638. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

asb 3/15/2007

> SUMATI LEFKOWITZ SUPERVISORY PATENT EXAMINER